Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination | PARULKAR ET AL. | Examiner | Elmira Mehrmanesh | 2113 | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N			·····		
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

		NON-FATENT DOCUMENTS
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Marc E. Levitt, Designing UltraSparc for Testability Design & Test of Computers, IEEE Volume 14, Issue 1, JanMarch 1997 Page(s):10 - 17
	٧	Parulkar, I. et al., A scalable, low cost design-for-test architecture for UltraSPARC/spl trade/ chip multi-processors Test Conference, 2002. Proceedings. International □ □ 7-10 Oct. 2002 Page(s):726 - 735
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.